SpaceMonkey13
RTL/ASIC Engineer with a lot of experience fighting Verilog/VHDL compilers. Using a language isn't enough for me, I always want to master them. Also Vim is my editor of choice.
-
Málaga, Spain
-
Member for 2 years, 2 months
-
9 profile views
-
Last seen Feb 24 at 14:10
Communities (15)
Top network posts
Badges (6)
Gold
Silver
Rarest
-
Jan 19 '20
Bronze
Rarest
-
Nov 17
-
Feb 11 '19
-
Feb 16 '19